作业帮 > 综合 > 作业

protel 99se中pcb进行铺铜之后进行DRC检测后有错误,

来源：学生作业帮 编辑：大师作文网作业帮 分类：综合作业 时间：2024/11/19 23:55:26
protel 99se中pcb进行铺铜之后进行DRC检测后有错误,
一、DRC报告如下：
PCB File :Documents\PCB1.PCB
Date :22-Mar-2011
Time :11:08:35
Processing Rule :Clearance Constraint (Gap=10mil) (On the board ),(On the board )
Violation between Arc (2350mil,4850mil) KeepOutLayer and
Polygon Arc (2436.01mil,4851.509mil) TopLayer
Violation between Arc (2350mil,4850mil) KeepOutLayer and
Polygon Arc (2436.009mil,4851.536mil) TopLayer
Violation between Arc (2350mil,150mil) KeepOutLayer and
Polygon Arc (2436.02mil,149.236mil) TopLayer
Violation between Arc (2350mil,150mil) KeepOutLayer and
Polygon Arc (2436.023mil,150mil) TopLayer
Violation between Arc (150mil,4850mil) KeepOutLayer and
Polygon Arc (236.023mil,4850mil) TopLayer
Violation between Arc (150mil,4850mil) KeepOutLayer and
Polygon Arc (236.02mil,4849.236mil) TopLayer
Violation between Arc (150mil,150mil) KeepOutLayer and
Polygon Arc (236.02mil,149.236mil) TopLayer
Violation between Arc (150mil,150mil) KeepOutLayer and
Polygon Arc (236.023mil,150mil) TopLayer
Violation between Arc (2350mil,4850mil) KeepOutLayer and
Polygon Arc (2436.01mil,4851.509mil) BottomLayer
Violation between Arc (2350mil,4850mil) KeepOutLayer and
Polygon Arc (2436.009mil,4851.536mil) BottomLayer
Violation between Arc (2350mil,150mil) KeepOutLayer and
Polygon Arc (2436.02mil,149.236mil) BottomLayer
Violation between Arc (2350mil,150mil) KeepOutLayer and
Polygon Arc (2436.023mil,150mil) BottomLayer
Violation between Arc (150mil,4850mil) KeepOutLayer and
Polygon Arc (236.02mil,4849.236mil) BottomLayer
Violation between Arc (150mil,4850mil) KeepOutLayer and
Polygon Arc (236.023mil,4850mil) BottomLayer
Violation between Arc (150mil,150mil) KeepOutLayer and
Polygon Arc (236.02mil,149.236mil) BottomLayer
Violation between Arc (150mil,150mil) KeepOutLayer and
Polygon Arc (236.023mil,150mil) BottomLayer
Rule Violations :16
Processing Rule :Broken-Net Constraint ( (On the board ) )
Rule Violations :0
Processing Rule :Short-Circuit Constraint (Allowed=Not Allowed) (On the board ),(On the board )
Rule Violations :0
Violations Detected :16
Time Elapsed :00:00:03
二、相关图片
三、我认为错误在禁止布线层也铺上了铜,就是那螺丝孔那.但我不知道如何设置使得在这个圈中不铺铜呢?告诉我如何设置.我开始以为这个禁止布线层那个孔没画完整,不是闭合的圆,我画过一次还是没用.
protel 99se中pcb进行铺铜之后进行DRC检测后有错误,
铺铜时把“Remove dead copper”前面打钩试试.
不过螺丝孔不要这样画,可以用place pad,Layer选择Multlayer,设置合适的外半径和孔径.
再问： 我本身是选择了去除死铜，结果就那样，不知道什么原因？ 用你的方法很好，问题解决了。谢谢。
PROTEL 99 SE中,进行DRC检查出现如下错误是什么原因: protel 99 se中PCB复制到另一个PCB过后怎样保持网络电气连接 protel 99 se 中pcb文件里的图怎么复制到Word中去? Protel 99 SE 电路图导入PCB中只显示一个电阻 在protel 99 se中能不能只对同一种类的焊盘进行修改（例如只对电阻） protel 99se画pcb封装是在那层上画 protel 99 se由原理图生成PCB图的步骤 用PROTEL 99 SE画PCB时怎样放置汉字?我用的是protel 99SE简体中文正式版.有哪个高手知道, 谁有 Protel 99 se中所有英语词汇的翻译 protel 99 se 的PCB设计中,keepoutlayer是不规则的图形,在增加内电层时,内电层显示为矩形,如何 关于protel中原理图生成PCB后的问题 求protel 99 SE